trace theoretic verification

Automatic Derivation of Timing Constraints by Failure Analysis

This work proposes a technique to automatically obtain timing constraints for a given timed circuit to operate correctly. A designated set of delay parameters of a circuit are first set to sufficiently large bounds, and verification runs followed by …