Home
People
Research
Publications
Tools
Teaching
Outreach
Contact
Light
Dark
Automatic
Verification of timed circuits with failure directed abstractions
Hao Zheng
,
Chris Myers
,
David Walter
,
Scott Little
,
Tomohiro Yoneda
October 2003
Cite
Type
Conference paper
Publication
IEEE International Conference on Computer Design
Hao Zheng
University of South Florida, Associate Professor
Chris Myers
Department Chair / Professor
David Walter
Amazon (AWS S3), Senior SDE
Scott Little
Maxim Integrated, EDA
Related
Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets
Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets
Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods
Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets
Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip
Cite
×