Home
People
Research
Publications
Tools
Teaching
Outreach
Contact
Light
Dark
Automatic
Improved POSET timing analysis in timed Petri nets
Eric Mercer
,
Chris Myers
,
Tomohiro Yoneda
October 2001
Cite
Type
Conference paper
Publication
The Tenth Workshop on Synthesis and System Integration of MIxed Technologies (SASIMI 2001)
Eric Mercer
Brigham Young University, Associate Professor
Chris Myers
Department Chair / Professor
Related
Modular Synthesis of Timed Circuits using Partial Orders on LPNs
Modular Synthesis of Timed Circuits using Partial Orders on LPNs
Modular Synthesis of Timed Circuits Using Partial Order Reduction
Partial Order Reduction for Timed Circuit Verification Based on Level Oriented Model
Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip
Cite
×
